ELE 761 - VLSI Timing Analysis

College of Engineering and Computer Science
3 credit(s) At least 1x fall or spring

Crosslisted with: CSE 731
Delay modeling and timing analysis of interconnections and gates. Critical path analysis and delay budgeting. Buffer insertion and device sizing. Switch and circuit level simulations.