|
|
Feb 01, 2025
|
|
2014-2015 Graduate Course Catalog [ARCHIVED CATALOG]
|
CSE 731 - VLSI Timing Analysis3 credit(s) At least 1x fall or spring Delay modeling and timing analysis of interconnections and gates. Critical path analysis and delay budgeting. Buffer insertion and device sizing. Switch and circuit level simulations. PREREQ: CSE 664
|
|
|